PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges

Published: May 24, 2021
Abstract
In this paper, a pulse-width modulation (PWM) selection method for two-level three-phase voltage source inverters (VSIs) is presented to reduce the common-mode voltage (CMV) or the DC-link capacitor current (DCC) in high load power factor ranges. In general, the high CMV generates the large common-mode current, which causes electromagnetic emissions and motor damage. Also, the large DCC aggravates the lifespan and increases the size of the...
Paper Details
Title
PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges
Published Date
May 24, 2021
Citation AnalysisPro
  • Scinapse’s Top 10 Citation Journals & Affiliations graph reveals the quality and authenticity of citations received by a paper.
  • Discover whether citations have been inflated due to self-citations, or if citations include institutional bias.