Low-power and area-optimized VLSI implementation of AES coprocessor for Zigbee system

Issue: 3, Pages: 89 - 94
Published: Jan 1, 2009
Abstract
一个低力量、便宜的先进加密标准(AES ) 协处理器为 Zigbee system-on-a-chip (SoC ) 被建议设计。建议 AES 协处理器的费用和电源消费被优化 SubBytes/InvSubBytes 和 MixColumns/InvMixColumns 的体系结构更加减少,由资源分享的方法一起集成加密和解密过程,并且基于有限州的机器( FSM )和钟使用层次电源管理策略 gating ( CG )技术。把 m 基于 SMIC 0.18 互补金属氧化物半导体(互补金属氧化物半导体) 技术, AES 协处理器的规模仅仅是大约 10.5 kgate,相应电源消费是 69.1 W/MHz,和产量是 32 Mb/s,它为 Zigbee 合理、足够系统。与另外的图案相比,建议体系结构消费更少的电源和少数硬件资源,它对 Zigbee...
Paper Details
Title
Low-power and area-optimized VLSI implementation of AES coprocessor for Zigbee system
Published Date
Jan 1, 2009
Journal
Issue
3
Pages
89 - 94
Citation AnalysisPro
  • Scinapse’s Top 10 Citation Journals & Affiliations graph reveals the quality and authenticity of citations received by a paper.
  • Discover whether citations have been inflated due to self-citations, or if citations include institutional bias.