Mathematics

Wireless

Low-density parity-check code

Algorithm

Statistics

Computer engineering

Engineering

Coding (social sciences)

Soft-decision decoder

Throughput

Forward error correction

Electronic engineering

Computer science

Decoding methods

Telecommunications

Coding gain

IEEE Transactions on Circuits and Systems I Regular Papers

Low-density parity-check (LDPC) code as a very promising error-correction code has been adopted as the channel coding scheme in the fifth-generation (5G) new radio. However, it is very challenging to design a high-performance decoder for 5G LDPC codes because their inherent numerous degree-1 variable-nodes are very prone to be erroneous. In this article, the problem is solved gracefully by developing a low-complexity check-node update function, greatly improving the reliability of check-to-variable messages. By further incorporating the proposed column degree adaptation strategy, our decoder could offer a 0.4dB performance gain over the existing ones. In addition, this article presents an efficient 5G LDPC decoder architecture. Benefiting the specific structure of 5G LDPC codes, layer merging, split storage method, and selective-shift structure are introduced to facilitate a significant reduction of decoding delay and area consumption. Implementation result on 90-nm CMOS technology demonstrates that the proposed decoder architecture yields an impressive improvement in throughput-to-area ratio, achieving up to 173.3% compared to conventional design.

Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes