Millicode in an IBM zSeries processor

Published on May 1, 2004in Ibm Journal of Research and Development1.889
· DOI :10.1147/RD.483.0425
Lisa Cranton Heller1
Estimated H-index: 1
M. S. Farrell2
Estimated H-index: 2
Because of the complex architecture of the zSeries® processors, an internal code, called millicode, is used to implement many of the functions provided by these systems. While the hardware can execute many of the logically less complex and high-performance instructions, millicode is required to implement the more complex instructions, as well as to provide additional support functions related primarily to the central processor. This paper is a review of millicode on previous zSeries CMOS systems and also describes enhancements made to the z990 system for processing of the millicode. It specifically discusses the flexibility millicode provides to the z990 system.
📖 Papers frequently viewed together
2003ISCA: International Symposium on Computer Architecture
3 Authors (Timothy Sherwood, ..., Brad Calder)
1999MICRO: International Symposium on Microarchitecture
1 Author (Todd Austin)
2000ISCA: International Symposium on Computer Architecture
#1T. J. Siegel (IBM)H-Index: 1
#2Erwin Pfeffer (IBM)H-Index: 2
Last. J. A. Magee (IBM)H-Index: 2
view all 3 authors...
The IBM eServerTM z990 microprocessor implements many features designed to give excellent performance on both newer and traditional mainframe applications. These features include a new superscalar instruction execution pipeline, high-bandwidth caches, a huge secondary translation-lookaside buffer (TLB), and an onboard cryptographic coprocessor. The microprocessor maintains zSeries® leadership in RAS (reliability, availability, serviceability) capabilities that include state-of-the-art error dete...
#1Eric M. Schwarz (IBM)H-Index: 23
#2Mark A. Check (IBM)H-Index: 4
Last. Christopher A. Krygowski (IBM)H-Index: 7
view all 7 authors...
The recent IBM ESA/390 CMOS line of processors, from 1997 to 1999, consisted of the G4, G5, and G6 processors. The architecture they implemented lacked 64-bit addressability and had only a limited set of 64- bit arithmetic instructions. The processors also lacked data and instruction bandwidth, since they utilized a unified cache. The branch performance was good, but there were delays due to conflicts in searching and writing the branch target buffer. Also, the hardware data compression and deci...
Compared with the G4 microprocessor, the S/390® G5 microprocessor contains many architectural and performance enhancements. The G6 microprocessor represents a technology performance improvement over G5, with system support for additional processors. The G5 processor uses IBM CMOS 6X technology and has a clock frequency of 500 MHz in its fastest models. The G6 uses CMOS 7S technology with a clock frequency up to 637 MHz. The processors include a new IEEE binary floating-point architecture and add...
Mar 1, 1999 in MICRO (International Symposium on Microarchitecture)
#1T.J. Slegel (IBM)H-Index: 3
#2R. AverillH-Index: 7
Last. Charles F. WebbH-Index: 9
view all 14 authors...
The IBM S/390 G5 microprocessor in IBM's newest CMOS mainframe system provides more than twice the performance of the previous generation, the G4. The G5 system offers improved reliability and availability, along with new architectural features such as support for IEEE floating-point arithmetic and a redesigned L2 cache and processor interconnect. The G5 system implements the ESA/390 instruction-set architecture, which is based on and compatible with the original S/360 architecture. Therefore, i...
The S/390® Parallel Enterprise Server Generation 4 processor is an implementation of the IBM ESA/390™ architecture on a single custom CMOS chip. It was designed on a blank slate after consideration of remapping either a prior CMOS design or a prior bipolar design. It uses a straightforward pipeline both to achieve a fast cycle time and to speed the design cycle. The complex instructions are implemented using highly privileged subroutines called millicode. To achieve high data integrity while mai...
Cited By49
May 30, 2020 in ISCA (International Symposium on Computer Architecture)
#1Bulent Abali (IBM)H-Index: 20
#2Bart Blaner (IBM)H-Index: 3
Last. Charlie Wang (IBM)H-Index: 1
view all 12 authors...
Lossless data compression is highly desirable in enterprise and cloud environments for storage and memory cost savings and improved utilization I/O and network. While the value provided by compression is recognized, its application in practice is often limited because it’s a processor intensive operation resulting low throughput and high elapsed time for compression intense workloads.The IBM POWER9 and IBM z15 systems overcome the shortcomings of existing approaches by including a novel on-chip ...
Apr 4, 2017 in ASPLOS (Architectural Support for Programming Languages and Operating Systems)
#1Rui Zhang (UNC: University of North Carolina at Chapel Hill)H-Index: 3
#2Natalie Stanley (UNC: University of North Carolina at Chapel Hill)H-Index: 13
Last. Cynthia Sturton (UNC: University of North Carolina at Chapel Hill)H-Index: 7
view all 5 authors...
We present a methodology for identifying security critical properties for use in the dynamic verification of a processor. Such verification has been shown to be an effective way to prevent exploits of vulnerabilities in the processor, given a meaningful set of security properties. We use known processor errata to establish an initial set of security-critical invariants of the processor. We then use machine learning to infer an additional set of invariants that are not tied to any particular, kno...
The IBM z13™ system is the latest generation of the IBM z Systems™ mainframes. The z13 microprocessor improves upon the IBM zEnterprise® EC12 (zEC12) processor with two vector execution units, higher instruction execution parallelism, and a simultaneous multithreaded (SMT) architecture that supports concurrent execution of two threads. These advances yield performance gains in legacy online transaction processing and business analytics workloads. This latest generation system features an eight-c...
Mar 14, 2015 in ASPLOS (Architectural Support for Programming Languages and Operating Systems)
#1Matthew Hicks (UM: University of Michigan)H-Index: 10
#2Cynthia Sturton (UNC: University of North Carolina at Chapel Hill)H-Index: 7
Last. Jonathan M. Smith (UPenn: University of Pennsylvania)H-Index: 53
view all 4 authors...
Processor implementation errata remain a problem, and worse, a subset of these bugs are security-critical. We classified 7 years of errata from recent commercial processors to understand the magnitude and severity of this problem, and found that of 301 errata analyzed, 28 are security-critical. We propose the SECURITY-CRITICAL PROCESSOR ER- RATA CATCHING SYSTEM (SPECS) as a low-overhead solution to this problem. SPECS employs a dynamic verification strategy that is made lightweight by limiting p...
Oct 7, 2013 in PACT (International Conference on Parallel Architectures and Compilation Techniques)
#1Arunachalam Annamalai (UMass: University of Massachusetts Amherst)H-Index: 6
#2Rance Rodrigues (UMass: University of Massachusetts Amherst)H-Index: 7
Last. Sandip Kundu (UMass: University of Massachusetts Amherst)H-Index: 32
view all 4 authors...
The importance of dynamic thread scheduling is increasing with the emergence of Asymmetric Multicore Processors (AMPs). Since the computing needs of a thread often vary during its execution, a fixed thread-to-core assignment is sub-optimal. Reassigning threads to cores (thread swapping) when the threads start a new phase with different computational needs, can significantly improve the energy efficiency of AMPs. Although identifying phase changes in the threads is not difficult, determining the ...
Oct 1, 2013 in PACT (International Conference on Parallel Architectures and Compilation Techniques)
#1Arunachalam Annamalai (UMass: University of Massachusetts Amherst)H-Index: 6
#2Rance Rodrigues (UMass: University of Massachusetts Amherst)H-Index: 7
Last. Sandip Kundu (UMass: University of Massachusetts Amherst)H-Index: 32
view all 4 authors...
#1Matthew D. HicksH-Index: 1
#1Rance Rodrigues (UMass: University of Massachusetts Amherst)H-Index: 7
#2Arunachalam Annamalai (UMass: University of Massachusetts Amherst)H-Index: 6
Last. Sandip Kundu (UMass: University of Massachusetts Amherst)H-Index: 32
view all 4 authors...
Asymmetric multi-core processors (AMPs) have been shown to outperform symmetric ones in terms of performance and performance/watt. Improved performance and power efficiency are achieved when the program threads are matched to their most suitable cores. Since the computational needs of a program may change during its execution, the best thread to core assignment will likely change with time. We have, therefore, developed an online program phase classification scheme that allows the swapping of th...
This website uses cookies.
We use cookies to improve your online experience. By continuing to use our website we assume you agree to the placement of these cookies.
To learn more, you can find in our Privacy Policy.